SIGN IN
SoC Memory Interconnect Validation Engineer jobs in United States
info-icon
This job has closed.
company-logo

Cynet Systems · 20 hours ago

SoC Memory Interconnect Validation Engineer

Cynet Systems is a company focused on advanced technology solutions, and they are seeking a SoC Memory Interconnect Validation Engineer. This role involves participating in systems design development, collaborating with various teams to define testing methodologies, and leading technical discussions to resolve complex issues.
EmploymentRecruitingStaffing Agency
check
Growth Opportunities

Responsibilities

Participate in systems design development across the full product lifecycle, from pre-silicon and emulation through post-silicon, software integration, and validation
Lead technical presentations demonstrating strong understanding of hardware architecture and systems design expertise
Collaborate with Design, Software, Tools, and other teams to define testing and debug methodologies that ensure optimal coverage and customer experience for the client data fabric layer
Partner with Program Leadership to define end-to-end validation plans, identify risks, and address concerns during planning phases
Isolate and debug issues in northbridge and memory interconnect systems during pre-silicon, bring-up, validation, and production phases of S3 products
Proactively foster a team culture focused on knowledge sharing, technical excellence, and collaboration
Define and execute validation strategies, feature enablement plans, and unit-level test plans
Publish and align test plan requirements, deliverables, and dependencies across teams
Work closely with design, diagnostics, software, firmware, BIOS, driver, and project leadership teams
Lead cross-functional technical discussions to drive root cause analysis and resolution of complex technical issues
Drive and participate in technical innovations to enhance validation capabilities, including tool development, scripting, and methodology improvements

Qualification

CPU memory hierarchySoC architectureFPGA emulationBIOSOS interactionsNorthbridge technologiesSystem boot flowsProcess improvementPower management featuresProgramming skillsLinux environmentsAnalytical skillsTechnical leadershipCommunication skillsCollaboration skillsOrganizational skills

Required

In-depth knowledge of CPU memory hierarchy systems and computer architecture
In-depth understanding of SoC architecture and core design concepts
Strong knowledge of northbridge and southbridge technologies
Experience using FPGA and other hardware emulation platforms for pre-silicon debug
Strong understanding of BIOS, operating systems (Windows/Linux), and driver-level interactions and common failure points
Solid understanding of system boot flows and boot sequences
Proven experience leading process improvement initiatives to enhance engineering quality
Strong technical leadership and mentoring capabilities
Knowledge of standard power management features and common use cases
Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or a related field strongly preferred

Preferred

Minimum 3–6 years of experience in pre-silicon and post-silicon validation and 4–8 years of experience in the semiconductor industry
Demonstrated ability to quickly grasp new and complex technical concepts
Strong programming and scripting skills using Python, C/C++, Ruby, or similar languages
Hands-on experience with Windows and Linux environments
Experience with IP-level and system-level bring-up, SoC debug techniques, and validation methodologies
Strong analytical and problem-solving skills with high attention to detail
Excellent written and verbal communication skills
Self-starter with strong collaboration skills and the ability to independently drive tasks to completion
Strong organizational skills with the ability to manage multiple issues concurrently

Company

Cynet Systems

twittertwitter
company-logo
Headquartered in Washington DC Metro Area, Cynet Systems is a top talent supplier for companies across North America.

Funding

Current Stage
Late Stage

Leadership Team

leader-logo
Ashwani (Ash) M.
Partner and Co-CEO
linkedin
leader-logo
Nikhil "Nick" Budhiraja
Founder / Co-CEO
linkedin
Company data provided by crunchbase