SIGN IN
ASIC Design Verification Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

K2 Space Corporation · 2 days ago

ASIC Design Verification Engineer

K2 Space Corporation is building the largest and highest-power satellites ever flown, focusing on innovation in spacecraft design. The ASIC Design Verification Engineer will be responsible for verifying the functionality and performance of custom silicon designs, contributing to verification methodologies, and collaborating with various engineering teams.
AerospaceManufacturingMachinery ManufacturingSpace Travel
badNo H1BnoteU.S. Citizen Onlynote

Responsibilities

Develop and execute verification plans for block-level, subsystem-level, and full-chip environments
Build SystemVerilog/UVM test benches, including agents, monitors, scoreboards, checkers, and coverage models
Write SystemVerilog Assertions (SVA) and integrate formal verification where appropriate
Drive constrained-random and directed testing strategies to validate functionality, corner cases, and stress scenarios
Run simulations, triage failures, drive root-cause analysis, and collaborate with RTL designers to resolve issues
Implement and maintain functional coverage, code coverage, assertion coverage, and ensure coverage closure for sign-off
Manage regression testing, simulation farms, and CI pipelines to ensure high test throughput and fast debug iterations
Participate in design reviews and microarchitecture discussions

Qualification

ASIC Design VerificationSystemVerilogUVMSystemVerilog AssertionsFormal VerificationConstrained-random TestingDirected TestingSimulation Tools - VCSSimulation Tools - XceliumSimulation Tools - QuestaWaveform Debug Tools - VerdiWaveform Debug Tools - SimVisionCoverage AnalysisTestbench DevelopmentScripting Languages - PythonScripting Languages - PerlScripting Languages - TCLRevision Control - GitDigital LogicTest Planning

Required

B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field
3+ years of experience in ASIC/SoC verification
Solid understanding of SystemVerilog, digital logic, and hardware verification flows
Proficiency with a simulation (VCS, Xcelium, Questa), waveform debug (Verdi, SimVision) and coverage tool
Experience with test planning, testbench development, constrained-random testing, and coverage analysis
Familiarity with a scripting language (ex: Python, Perl, TCL) and revision control system (ex: Git)

Preferred

Experience with UVM-based testbench development, functional coverage, SystemVerilog assertions, and regression management
Familiarity with developing and integrating reference models
Understanding of RTL design flows and some industry standard interfaces (ex: APB/AHB/AXI)
Experience working in cross-functional, geographically distributed teams
Experience in space, telecom, or RF/digital mixed systems is a plus

Benefits

Equity in the company
Comprehensive benefits package including paid time off, medical/dental/vision/ coverage, life insurance, paid parental leave, and many other perks

Company

K2 Space Corporation

linkedincrunchbase
company-logo
Making previously impossible missions possible

Funding

Current Stage
Growth Stage
Total Funding
$425.53M
Key Investors
RedpointAltimeter Capital,Lightspeed Venture PartnersAltimeter Capital
2025-12-11Series C· $250M
2025-02-13Series B· $110M
2024-02-13Series A· $50M

Leadership Team

leader-logo
Karan Kunjur
Co-Founder
linkedin
Company data provided by crunchbase