SIGN IN
FPGA Verification Engineer - UVM Architect jobs in United States
info-icon
This job has closed.
company-logo

Quest Defense · 1 month ago

FPGA Verification Engineer - UVM Architect

Quest Defense Systems & Solutions (QDSS) is hiring a Senior FPGA Verification Engineer to lead the design and build of UVM-based verification environments for complex, safety-critical systems. In this hands-on technical leadership role, you will guide strategy, mentor engineers, and improve verification execution across programs.
Information Technology
badNo H1BnoteU.S. Citizen Onlynote

Responsibilities

Lead development of SystemVerilog / UVM verification environments for FPGA designs
Build and improve testbenches, agents, scoreboards, monitors, and sequences
Define verification strategy, test plans, and coverage goals
Drive functional, code, and assertion coverage closure
Support both simulation and emulation workflows (Veloce or similar)
Review and improve existing verification environments and processes
Guide engineers on UVM best practices and debug complex issues
Support DO-254 verification activities (requirements traceability, test evidence, audits)
Work closely with design, systems, and program teams

Qualification

SystemVerilogUVMFPGA verificationASIC verificationUVM testbench developmentSimulation tools - QuestaSimSimulation tools - VCSCoverage-driven verificationDO-254 standardRegister modeling - UVM RALEmulation tools - Siemens Veloce

Required

8–12+ years of experience in FPGA or ASIC verification
Strong hands-on experience with SystemVerilog and UVM
Experience building UVM testbenches and reusable verification environments
Background in simulation, debugging, and coverage-driven verification
Experience with tools like QuestaSim, VCS, or similar
Understanding of hardware interfaces and RTL design
Ability to lead technical efforts and guide other engineers
Experience building UVM verification environments (SystemVerilog), including agents, drivers, monitors, and scoreboards
Ability to create self-checking simulations using predictors and coverage-based testing
Basic understanding of register modeling (UVM RAL) and how to test and validate register behavior in simulation
Experience with DO-254 or other safety-critical standards
U.S. Citizen or Permanent Resident required

Preferred

Experience with emulation tools (Siemens Veloce, Palladium, etc.)
Knowledge of high-speed interfaces or communication protocols
Experience with requirements tools (DOORS) or traceability
Exposure to aerospace, defense, or regulated industries
Experience with Python or automation scripting

Benefits

$5000 sign on bonus
Competitive compensation
Employer-matched 401(k)
Certification assistance
Clear opportunities for advancement
Competitive pay, comprehensive medical/dental/life and disability coverage
401(k) with employer match
Professional development support
Flexible, friendly workplace

Company

Quest Defense

linkedincrunchbase
company-logo
QuEST Defense is a global engineering services company.

Funding

Current Stage
Growth Stage

Leadership Team

leader-logo
Nicola Williams (Niki)
Senior Talent Partner
linkedin
leader-logo
Terri Leija
Executive Assistant to Chief Executive Officer
linkedin
Company data provided by crunchbase