SIGN IN
SerDes RTL Design Engineer jobs in United States
cer-icon
Apply on Employer Site
company-logo

AMD · 4 months ago

SerDes RTL Design Engineer

positionUnited States
timeFull-time
remoteRemote
seniorityMid Level
money$146K/yr - $146K/yr
Advanced Micro Devices, Inc (AMD) is on a mission to build great products that accelerate next-generation computing experiences. The SerDes Technology team is seeking an innovative RTL design engineer to develop high-performance wireline transceivers, focusing on digital design and verification.
Artificial Intelligence (AI)Cloud ComputingEmbedded SoftwareSemiconductorHardwareAI InfrastructureEmbedded SystemsGPU
check
Growth OpportunitiesbadNo H1Bnote

Responsibilities

Collaborate with system link architects to micro-architect cutting edge high-speed SerDes PHY design
RTL design of digital blocks, such as calibration and adaptation loops, digital signal processing, clock-data-recovery
Apply low power design techniques and perform PPA analysis
Verify intended functionality with block-level test bench
Run design checker tools such as LINT/CDC/RDC etc
Behavioral modeling of custom circuit using Verilog/System Verilog
Support functional verification and debug of design, and static timing closure
Collaborate with physical design and validation teams to perform pre-tape out design sign-off and silicon bring-up

Qualification

RTL designVerilogSystem VerilogDigital signal processingClock-data recoveryLow power design techniquesPPA analysisDesign checker tools LINTDesign checker tools CDCDesign checker tools RDCFunctional verificationStatic timing analysisMicro-architecture designDesign specifications developmentMultiple clock domain designMixed signal designPythonPerlTCLSerDes PHY (PMA/PCS)High-speed I/O protocols

Required

Bachelor's or master's degree in electrical engineering, computer engineering, or related field

Preferred

Proficient in logic design concepts and RTL coding using Verilog/System Verilog
Proficient in micro-architecture and developing design specifications
Proficient with design checker tools and/or functional verification tools
Knowledge of synthesis flow and static timing analysis
Knowledge of low power design and methodology
Experience in design with multiple clock domains
Experience in mixed signal design
Experience with Python, Perl, TCL and/or other scripting language
Experience with SerDes PHY (PMA/PCS) and/or high-speed I/O protocol is preferred

Company

AMD

twitterlinkedincrunchbase
Glassdoor4.1
company-logo
Advanced Micro Devices is a semiconductor company that designs and develops graphics units, processors, and media solutions.
dateFounded in 1969
location
Santa Clara, California, USA
people-size10001+ employees
web-link
http://www.amd.com

Funding

Current Stage
Public Company
Total Funding
$5B
Key Investors
OpenAIDaniel Loeb
2026-05-14Post Ipo Debt· $5B
2025-10-06Post Ipo Equity
2023-03-02Post Ipo Equity

Leadership Team

leader-logo
Lisa Su
Chair & CEO
linkedin
leader-logo
Jean Hu
CFO
linkedin

Recent News

36kr.com
Even second-hand equipment is now being snapped up.
2026-08-09
The Motley Fool
AMD's Data Center Business Is Skyrocketing. The Stock Is Falling. Here's Why.
2026-08-09
Yahoo Finance
AMD (AMD) Buys Taalas: Is AI Inference the Next Battleground With Nvidia?
2026-08-09
Company data provided by crunchbase