ASIC Design Verification Engineer @ Capgemini | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
ASIC Design Verification Engineer jobs in San Francisco, CA
Be an early applicantLess than 25 applicantsPosted by Agency
company-logo

Capgemini · 16 hours ago

ASIC Design Verification Engineer

ftfMaximize your interview chances
ConsultingInformation Technology
badNo H1Bnote

Insider Connection @Capgemini

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification.
Develop functional tests based on verification test plan.
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.
Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

SystemVerilog/UVMC/C++ verificationEDA toolsSV AssertionsFormal verificationEmulationPythonTCLPerlShell scriptingDesign Verification infrastructureUVM based verificationGPU/CPU verificationData-center applicationsRevision control systemsPCIeDDREthernetFirst-pass successCross-functional collaboration

Required

Track record of 'first-pass success' in ASIC development cycles.
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
8 to 10 years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification.
Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation.
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.

Preferred

Experience verifying GPU/CPU designs.
Experience in development of UVM based verification environments from scratch.
Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.
Experience with revision control systems like Mercurial(Hg), Git or SVN.
Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet.
Experience working across and building relationships with cross-functional design, model and emulation teams.

Benefits

Flexible work
Healthcare including dental, vision, mental health, and well-being programs
Financial well-being programs such as 401(k) and Employee Share Ownership Plan
Paid time off and paid holidays
Paid parental leave
Family building benefits like adoption assistance, surrogacy, and cryopreservation
Social well-being benefits like subsidized back-up child/elder care and tutoring
Mentoring, coaching and learning programs
Employee Resource Groups
Disaster Relief

Company

Capgemini

company-logo
Capgemini is a software company that provides consulting, technology, and digital transformation services.

Funding

Current Stage
Public Company
Total Funding
unknown
1999-04-01IPO

Leadership Team

leader-logo
Aiman Ezzat
CEO, Capgemini Group
linkedin
leader-logo
Anirban Bose
CEO of Americas Strategic Business Unit
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot