Be an early applicantLess than 25 applicants

Company

Broadcom · 4 days ago

COPD (Customer Owned Physical Design) Engineer

San Jose, CA

Full-time

Onsite

Senior Level, Lead/Staff

$127K/yr - $225K/yr

10+ years exp

Maximize your interview chances

MobileSemiconductor

H1B Sponsor Likely

Insider Connection @Broadcom

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Manage external customer ASIC programs from inception to finish, including RFQs, legal, technology and IP collaterals, design, test, packaging, fabrication, bring-up and production.

Be a primary point of interface between the customer and Broadcom internal engineering teams and build a strong collaborative relationship with all stakeholders.

Advise customers on best practices in EDA, flows and design methodologies, and by organizing Q&A sessions with Broadcom technology experts.

See ahead, plan ahead, work ahead. Proactively assess potential risks to the design quality, project schedule, then work with cross-functional teams to prepare and execute risk mitigation actions.

Diligently organize, prioritize and manage multiple tasks.

Execute physical design flows to check that incoming customer tape-in netlists meet Broadcom’s stringent tape-out quality standards.

Motivate and drive yourself to stay abreast of developments in Broadcom IPs, technology and end user applications.

Participate in discussions about your chips with marketing, sales, legal and regulatory compliance teams.

Being a consummate team player, lend your technical expertise to internal engineering teams for critical projects.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Physical DesignSTADFTEDA ToolsASIC Design FlowTCL ProgrammingShell ScriptingLow Power DesignPower ManagementTape-outsLogic DesignChip ArchitectureVerilog RTL CodingDRCLogic SynthesisDFT MethodsBoundary ScanMemory BISTRepair

Required

Multiple tape-outs in advanced technology nodes (16 FinFet and lower)

Analyze PPA tradeoffs involved amongst various library components, and architectures.

Knowledgeable in low power design and power management.

Hands-on experience in physical design and STA

Well verse in EDA tools for physical design verification and sign-off.

Knowledge of ASIC design flow including physical design, logic simulation, test, and packaging.

Programming in TCL, shell and scripting languages

BS in Electrical Engineering and 12+ years related experience or MS in Electrical Engineering and 10+ years related experience.

Preferred

Exposure to SERDES communications protocols.

Logic design, chip architecture, microarchitecture, Verilog RTL coding

Front-end logic design verification, DRC, logic synthesis

Knowledge of DFT methods including scan, boundary scan, memory BIST and test and repair.

Benefits

Medical, dental and vision plans

401(K) participation including company matching

Employee Stock Purchase Program (ESPP)

Employee Assistance Program (EAP)

Company paid holidays

Paid sick leave

Vacation time

Paid Family Leave and other leaves of absence.

Company

Broadcom

Glassdoor

3.3

Broadcom is a designer, developer, and global supplier of a broad range of analog and digital semiconductor connectivity solutions.

Founded in 1991

San Jose, California, USA

10001+ employees

http://www.broadcom.com

H1B Sponsorship

Broadcom has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Represents job field similar to this job

Trends of Total Sponsorships

2023 (63)

2022 (113)

2021 (112)

2020 (79)