Design Verification Engineer @ Canvendor | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
Design Verification Engineer jobs in Austin, Texas Metropolitan AreaH1B Visa Sponsored Design Verification Engineer jobs in Austin, Texas Metropolitan Area
34 applicants
company-logo

Canvendor · 2 days ago

Design Verification Engineer

Wonder how qualified you are to the job?

ftfMaximize your interview chances
AnalyticsApps
check
H1B Sponsorship
check
Actively Hiring

Insider Connection @Canvendor

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Triage regression failures and make testbench updates.
Debug functional errors in RTL model using simulation and debug tools.
Maintain efficient and clean regression status.
Develop Scalable System Verilog/UVM testbenches for unit level and/or Cluster level verification.
Review Architecture and Micro-Architecture specifications.
Closely work with Architects and RTL designers.
Define, maintain and execute unit level and/or Cluster level verification test plans.
Generate and run Testcases on logic simulation models.
Code Functional coverage models and System Verilog assertions.
Drive Functional Coverage and Code coverage to closure.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

C++SystemVerilogUVMOOPGPUShaderMemory SystemCode CoverageFunctional CoverageVerification MethodologyTestbenchScripting LanguagesPythonPerlMicro-architectureLogic DesignFSMsArithmeticDatapath PipelinesTest PlanningTestbench ArchitectureTest/Coverage Model/Assertion DevelopmentDebuggingProgrammingAlgorithmsData StructuresProblem-solvingCommunication

Required

Integrate C++ reference model into Scoreboards.
5-15 year’s industry experience in a design verification role.
Proficient in System Verilog/UVM/OVM, OOP/C++
Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
Experience with code coverage and functional coverage driven verification methodology.
Experience in creating, running and debugging of System Verilog/UVM constraint random Testbench.
Excellent working knowledge of scripting languages such as Python or Perl.
Understanding of micro-architecture, logic design, FSMs, arithmetic Datapath pipelines.
Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
Strong debugging skills
Strong programming skills with good understanding of algorithms and data structures
Good verbal and written communication skills.

Company

Canvendor

twittertwittertwitter
company-logo
Canvendor is an IT firm that offers analytics, supply chain, business consulting and application development services to various industries.

H1B Sponsorship

Canvendor has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Trends of Total Sponsorships
2023 (1)
2022 (4)

Funding

Current Stage
Growth Stage

Leadership Team

leader-logo
Prabal Bhadauriya
Client Partner, Operations and Business Strategy
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot