Design Verification Engineer @ Nextgen Technologies Inc | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
Design Verification Engineer jobs in San Jose, CA
Be an early applicantLess than 25 applicants
expire-info-iconThis job has closed.
company-logo

Nextgen Technologies Inc · 22 hours ago

Design Verification Engineer

positionSan Jose, CA
timeContract
remoteHybrid
seniorityMid, Senior Level
date5+ years exp
ftfMaximize your interview chances
E-CommerceSoftware
check
H1B Sponsor Likelynote
Hiring Manager
RAJAN MISHRA .
linkedin

Insider Connection @Nextgen Technologies Inc

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Triage regression failures and make testbench updates
Debug functional errors in RTL model using simulation and debug tools.
Maintain efficient and clean regression status
Develop Scalable SystemVerilog/UVM testbenches for unit level and/or Cluster level verification.
Review Architecture and Micro-Architecture specifications.
Closely work with Architects and RTL designers.
Define, maintain, and execute unit level and/or Cluster level verification testplans.
Generate and run Testcases on logic simulation models.
Code Functional coverage models and System Verilog assertions.
Drive Functional Coverage and Code coverage to closure.
Integrate C++ reference model into Scoreboards

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

System VerilogUVMOOPC++Code coverageFunctional coverageTest planningTestbench ArchitectureTest/Coverage Model DevelopmentAssertion DevelopmentGPU knowledgeShader experienceTexture experienceMemory System experiencePythonPerlMicro-architecture understandingLogic design understandingFSMs understandingArithmetic datapath pipelines understandingProgramming skillsAlgorithms understandingData structures understanding

Required

5-15 year’s industry experience in a design verification role.
Proficient in System Verilog/UVM/OVM, OOP/C++
Experience with code coverage and functional coverage driven verification methodology.
Experience in creating, running, and debugging of SystemVerilog/UVM constraint-random Testbench.
Excellent working knowledge of scripting languages such as Python or Perl.
Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
Strong debugging skills
Strong programming skills with good understanding of algorithms and data structures
Good verbal and written communication skills.

Preferred

Knowledge of GPU, experience with Shader, Texture, or Memory System a plus

Company

Nextgen Technologies Inc

twittertwittertwitter
company-logo
Nextgen Technologies is a computer software company specializing in CMS, social media integration, and e-commerce solutions.
dateFounded in 2003
location
San Jose, California, USA
people-size10001+ employees
web-link
http://nextgentechinc.com

H1B Sponsorship

Nextgen Technologies Inc has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2023 (23)
2022 (16)
2021 (28)
2020 (30)

Funding

Current Stage
Late Stage

Leadership Team

J
Jay Gohil
CEO
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot