Be an early applicantLess than 25 applicants

Company

Groq · 1 day ago

DFT Engineer Lead

Mountain View, CA

Full-time

Remote

Senior Level, Lead/Staff

$248K/yr - $370K/yr

10+ years exp

Maximize your interview chances

Artificial Intelligence (AI)Electronics

H1B Sponsor Likely

Insider Connection @Groq

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Define the "Design For Test" (DFT) architecture for the next generation of LPU.

Employing innovative and effective DFT solutions suited for the architecture.

Define and implement SCAN/MBIST/JTAG debug structures, advanced DFT techniques and drive the test plans for post-Si testing.

Own ATPG and MBIST test vector creation.

Own DFT timing constraints creation, work with physical design to close timing in DFT mode

Collaborate with the post-silicon team to bring up test patterns on silicon.

Significantly contribute to the design automation flow by finding opportunities to enhance productivity.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

DFT architectureATPGScan/MBISTMentor/Synopsys toolsYield estimationRTL to GDS methodologiesPythonTclDebugging DFT patterns

Required

Bachelors or M.S. in Computer Engineering or Electrical Engineering

10 or more years of industry experience with DFT for high performance ASIC’s

Hands on experience with Mentor/Synopsys Scan/MBIST/Test generation tools and flows for large SOC/ASIC

SME for DFT techniques like ATPG, Test pattern translation, Yield Learning, Scan compression, MBIST, IEEE 1500 standard, LBIST etc.

Familiar with ATPG Streaming SCAN Network (SSN) implementation

Experience with UDFMs like Cell Aware and Small Delay Defect

Yield estimation and test optimization

Experience in working with real silicon in the lab

Experience with debugging DFT test patterns on the ATE (tester) to resolve silicon issues

Good knowledge of RTL to GDS methodologies and formal equivalence

Excellent coding skills (Tcl, Python)

Strong interpersonal and organizational skills and the ability and desire to work as a great teammate

Company

Groq

Groq radically simplifies compute to accelerate workloads in artificial intelligence, machine learning, and high-performance computing.

Founded in 2016

Mountain View, California, USA

51-200 employees

http://groq.com

H1B Sponsorship

Groq has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Represents job field similar to this job

Trends of Total Sponsorships

2023 (4)

2022 (6)

2021 (18)

2020 (2)