Hardware Engineer @ Fusion Life Sciences Technologies LLC | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
Hardware Engineer jobs in San Jose, CA
Be an early applicantLess than 25 applicantsPosted by Agency
company-logo

Fusion Life Sciences Technologies LLC ยท 9 hours ago

Hardware Engineer

ftfMaximize your interview chances
Data ManagementLife Science
check
H1B Sponsor Likelynote
Hiring Manager
S Jyoshna
linkedin

Insider Connection @Fusion Life Sciences Technologies LLC

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Develop and implement comprehensive DFT architectures tailored to specific design requirements.
Design and implement robust DFT infrastructure, including scan chains, BIST, and other test mechanisms.
Generate high-quality test vectors and analyze DFT coverage to ensure thorough fault detection.
Verify test patterns using gate-level simulations to identify and address any functional issues.
Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related problems.
Work in partnership with test engineers to bring up test vectors on silicon and ensure successful testing.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

DFTATPGMBISTCadence toolsTCL scriptingDebuggingSimulationsJTAGPhysical design

Required

8+ Years of experience
Develop and implement comprehensive DFT architectures tailored to specific design requirements.
Design and implement robust DFT infrastructure, including scan chains, BIST, and other test mechanisms.
Generate high-quality test vectors and analyze DFT coverage to ensure thorough fault detection.
Verify test patterns using gate-level simulations to identify and address any functional issues.
Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related problems.
Work in partnership with test engineers to bring up test vectors on silicon and ensure successful testing.
DEBUG
SIMULATIONS
JTAG
CADENCE
PHYSICAL DESIGN

Preferred

Strong understanding of industry standards and best practices in DFT, ATPG, JTAG, and MBIST.
Proven experience in developing DFT specifications and architectures for complex designs.
Expertise in debugging DFT issues, including ATPG patterns, MBIST implementations, coverage analysis, and more.
Proficiency in Cadence tools like Modus and Genus for DFT implementation, vector generation, and verification.
Ability to conduct experiments during silicon debug, effectively gather and analyze data to identify root causes.
Efficient scripting skills using TCL for automating tasks and developing custom flows.

Company

Fusion Life Sciences Technologies LLC

twittertwitter
company-logo
Fusion Life Sciences Technologies is a Healthcare staffing firm offering Engineering, FDA Remediation and all non IT services for the Pharmaceutical, Bulk Drug Manufacturing, Biotechnology, Medical Device & Automobile industries.

H1B Sponsorship

Fusion Life Sciences Technologies LLC has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2023 (91)
2022 (130)
2021 (134)
2020 (131)

Funding

Current Stage
Growth Stage

Leadership Team

R
Rohith Kumar
Co-Founder
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot