Mask Layout Design Engineer @ BrickRed Systems | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
Mask Layout Design Engineer jobs in United States
Be an early applicantLess than 25 applicants
company-logo

BrickRed Systems ยท 5 hours ago

Mask Layout Design Engineer

ftfMaximize your interview chances
ConsultingInformation Services
check
Growth Opportunities
check
H1B Sponsor Likelynote

Insider Connection @BrickRed Systems

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

Execute IC layout for high-performance, high-speed, low-power CMOS interfaces in advanced FinFET CMOS process nodes (2nm and 3nm).
Utilize Cadence Virtuoso design tools and flows to deliver high-quality layouts.
Work on highly analog IPs, including analog PLLs, DLLs, ADCs, RX/TX circuits, OTAs, LDOs, clock distribution, bandgap, and bias circuits.
Perform layout floor-planning, block-level routing, and large macro-level assembly.
Conduct layout design reviews and physical verification processes such as LVS, DRC, and DFM.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

High-performance analog layoutFinFET CMOS processesEDA toolsCadence VirtuosoAnalog layout techniquesCommon centroid layoutSignal shieldingElectromigration complianceIR drop complianceESD complianceBlock-level routingMacro-level assemblyLayout design reviewsPhysical verification processes

Required

Minimum 1-2 years of experience in high-performance analog layout in advanced FinFET CMOS processes (2nm and 3nm preferred).
Hands-on experience with EDA tools from Cadence, Mentor, and Synopsys.
Practical knowledge of analog layout techniques, including: Common centroid layout, matching, and symmetrical layouts.
Signal shielding, use of dummy devices, and thermal-aware designs.
Addressing challenges like electromigration, IR drop, and ESD compliance.
2+ years of experience with high-performance analog layout in advanced FinFET CMOS processes (2nm and 3nm preferred).
2+ years of expertise with EDA tools, including Cadence, Mentor, and Synopsys.
2+ years of experience designing layouts for high-performance analog blocks like VCOs, PLLs, ADCs, LDOs, RX/TX, and related circuits.

Preferred

Experience with layout for high-performance analog blocks, such as: VCOs, charge pumps, phase interpolators, PLLs, ADCs, LDOs, RX/TX, OTAs, bandgap, and clock distribution circuits.
Familiarity with analog design guidelines, high-speed I/O, and sub-micron design in production environments.
Strong floor-planning and supervision capabilities for block-level and macro-level layouts.

Company

BrickRed Systems

twittertwittertwitter
company-logo
BrickRed Systems is an IT Consulting firm specializes in business intelligence, technology consulting, security consulting & more.

H1B Sponsorship

BrickRed Systems has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)
Distribution of Different Job Fields Receiving Sponsorship
Represents job field similar to this job
Trends of Total Sponsorships
2023 (1)
2022 (1)
2020 (1)

Funding

Current Stage
Late Stage

Leadership Team

leader-logo
Abhay Singh
Director
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot