97 applicants

Company

Original Job Post

Cadence Design Systems · 5 days ago

Principal Silicon Validation Engineer

San Jose, CA

Full-time

Onsite

Entry, Mid Level

$128K/yr - $238K/yr

5+ years exp

Wonder how qualified you are to the job?

Maximize your interview chances

AerospaceElectronic Design Automation (EDA)

H1B Sponsorship

Growth Opportunities

Insider Connection @Cadence Design Systems

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Responsible for supporting integration / customization / post silicon bring up of CDNS DDR IP subsystems.

Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.

Support DDR PHY and controller SOC integration reviews, and integration questions.

Perform and help debug RTL and gate level simulations to verify functionality.

Perform and help debug Synthesis/STA scripts/constraints.

Participate in development of Application notes, Training materials.

Participate in development of CDNS documentations and checklists for customers.

Support post silicon bringup and deployment activities by our customers.

Enhance customer experience by providing prompt updates to customers.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Verilog RTL designGate level verificationSTADFT flowsTest methodologiesPackage designBoard designSchematics readingSI/PI reviewsDDR PHYDSP based architectures

Required

M.S. Electrical/Computer Engineering (or similar degree)

5+ years of overall experience

Experience working with DDR5/4, LPDDR5/4 IP

Verilog RTL design and gate level verification experience

Synthesis and STA experience, back-end experience is a plus

Familiarity with industry standard DFT flows and test methodologies

Familiarity with package and board design

Ability to read schematics and participate in SI/PI reviews for customer board/package implementation

Preferred

Experience with DDR PHY and DSP based architectures

Benefits

Paid vacation and paid holidays

401(k) plan with employer match

Employee stock purchase plan

A variety of medical, dental and vision plan options

Company

Cadence Design Systems

Glassdoor

4.3

Cadence Design Systems develops electronic design automation, software, hardware and silicon intellectual property technologies.

Founded in 1988

San Jose, California, USA

5,001-10,000 employees

https://www.cadence.com

H1B Sponsorship

Cadence Design Systems has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Trends of Total Sponsorships

2023 (239)

2022 (276)

2021 (265)

2020 (254)