55 applicants

Overview

Company

Original Job Post

PRI Global · 2 days ago

Senior Digital Design Engineer

United States

Contract

Remote

Senior Level

4+ years exp

Wonder how qualified you are to the job?

Maximize your interview chances

AnalyticsBusiness Intelligence

Growth Opportunities

Hiring Manager

Arun K

Insider Connection @PRI Global

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Own ASIC IP RTL implementation for IP blocks.

Ensure RTL written meets quality checks like Lint/CDC/RDC.

Collaborate closely with design team members, technical leads, and the architecture team to ensure the block meets the power and performance requirements.

Collaborate closely with the verification team to develop test plans and review test coverage.

Perform IP integration.

Supervise the RTL-to-GDS flow and assist with synthesis and timing closure.

Work with FPGA engineers to perform early prototyping.

Support hand-off and integration of blocks into larger SOC environments.

Assist with Algorithm analysis.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Digital DesignASICRTL CodingLow PowerMicroarchitectureVerilogSystemVerilogPerlTclPythonMSEE/CSGraphics Processing UnitCPUCompressionVideo ASICsCodingMeta ExperienceProject Development Communication

Required

4+ years of experience as a Digital Design Engineer.

Recent experience with IP RTL coding within the past 2-3 years, specifically for ASIC

Experience having worked on a design from scratch – code from the ground up (outline / provide project work, if available)

Experience in RTL coding and coding for low power in ASICs.

Experience in digital design µArchitecture

Familiarity with Verilog and SystemVerilog coding

Perl, Tcl and Python (or similar) scripting experience

BS Electrical Engineering/Computer Science/Computer Engineering or equivalent experience

Preferred

MSEE/CS or equivalent experience

Experience developing IP for Graphics Processing Unit (GPU), CPU, Compression, or Video ASICs – experience working on coding for these industries (typically aligns with what this team is doing)

Recent track record of projects where individual coded from ground up that were successfully taped out.

Former Meta experience

Strong verbal and written communication skills