Be an early applicantLess than 25 applicants

Company

Original Job Post

Cadence Design Systems · 3 days ago

Sr Principal Design Engineer – SoC system architecture

San Jose, CA

Full-time

Onsite

Senior Level

$150K/yr - $280K/yr

4+ years exp

Wonder how qualified you are to the job?

Maximize your interview chances

AerospaceElectronic Design Automation (EDA)

H1B Sponsorship

Growth Opportunities

Insider Connection @Cadence Design Systems

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Become the CAE expert on Cadence DDR and Interface controllers and IP integration.

Develop examples and best practices for SoC system design, verification, and testbenches for CSG compute IP.

Develop reference system designs and use cases.

Develop customer training and help train customers and field application engineers on Cadence IP, interfaces, system verification, and EDA flows.

Write documentation, application notes, and system design and verification examples.

Lead the evaluation, review, and advanced usage of new products for release.

Work closely with the Tensilica customer support team and answer advanced questions on our products. Interact directly with customers as needed.

Analyze and propose enhancements to our products, software tools, and documentation to better serve customer use cases.

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

SoC System ArchitectureIP IntegrationDDR Controller DesignsSoC System SimulationOn-Chip Bus ProtocolsRTL WritingRTL SynthesisStatic Timing AnalysisAMBA ProtocolsOn-Chip Trace Communication

Required

Extensive knowledge of SoC system architecture, interfaces, and interconnects.

Experienced in IP integration and SoC designs with caches, memory subsystems, and DMA.

Design and verification experience with DDR controller designs and DDR protocols.

Proficient in SoC system simulation and verification.

Deep knowledge of on-chip bus protocols such as AMBA (AXI, AHB, APB) and on-chip trace and debug (JTAG, CoreSight).

Proficient in writing and debugging RTL (Verilog, System Verilog).

Experience in RTL synthesis and static timing analysis is required.

Strong written and oral communication skills are required.

BS in EE/CS with 10+ years of work experience or MS in EE/CS with 4+ years of work experience required.

Some travel (up to 10% of time), including international travel, is required.

Benefits

Paid vacation and paid holidays

401(k) plan with employer match

Employee stock purchase plan

Variety of medical, dental and vision plan options

Company

Cadence Design Systems

Glassdoor

4.3

Cadence Design Systems develops electronic design automation, software, hardware and silicon intellectual property technologies.

Founded in 1988

San Jose, California, USA

5,001-10,000 employees

https://www.cadence.com

H1B Sponsorship

Cadence Design Systems has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Trends of Total Sponsorships

2023 (239)

2022 (276)

2021 (265)

2020 (254)