Staff CPU RTL Engineer, Shared Cache @ Tenstorrent | Jobright.ai
JOBSarrow
RecommendedLiked
0
Applied
0
External
0
Staff CPU RTL Engineer, Shared Cache jobs in Austin, Texas, United States
Be an early applicantLess than 25 applicants
company-logo

Tenstorrent · 2 hours ago

Staff CPU RTL Engineer, Shared Cache

ftfMaximize your interview chances
Application Specific Integrated Circuit (ASIC)Artificial Intelligence (AI)
check
Comp. & Benefits
badNo H1Bnote

Insider Connection @Tenstorrent

Discover valuable connections within the company who might provide insights and potential referrals.
Get 3x more responses when you reach out via email instead of LinkedIn.

Responsibilities

RTL coding in Verilog leveraging on both industry tools as well as open-source infrastructure
Play a key role in the microarchitecture, design and development of processor L2 and LLC (Last Level Cache) for high-performance computing systems.
Design and micro architect Caches as driven by capacity, latency, bandwidth, and RAS requirements
Drive trade-offs for your logic by working closely with performance, DV and physical design engineers to craft optimal solutions that meet the design goals
Deploy innovative techniques for improving power, performance and area of the design, drive experiments with RTL and evaluate synthesis, timing and power results
Debug RTL/logic issues across various hierarchies (ex: core, chip) in both pre-silicon and post-silicon environment

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Cache designRTL codingVerilogMicroarchitectureVHDLVCSNCVerilatorARMRISC-VX86Debug skillsComputer architectureMulti-processor coherencyCHI protocolAXI

Required

BS/MS/PhD in EE/ECE/CE/CS with at least 8 years of experience
Experience in Cache, Multi-processor coherency microarchitecture, CHI protocol.
Experience with computer architecture/system components/network/fabrics as a part of a CPU, ASIC or SOC design team
Expertise in logic design and ability to evaluate functional, performance, timing and power aspects of design.
Strong experience with hardware description languages (Verilog, VHDL) and simulators (VCS, NC, Verilator)
Experience in microarchitecture definition and specification development
Prior experience in industry standard ISAs – ARM, RISC-V, or X86.
Strong problem solving and debug skills across various levels of design hierarchies

Benefits

Highly competitive compensation package

Company

Tenstorrent

twittertwittertwitter
company-logo
Tenstorrent is a computing company that develops processors designed to help in faster training and adaptability to future algorithms.

Funding

Current Stage
Growth Stage
Total Funding
$334.55M
Key Investors
FidelityEPIQ Capital GroupEclipse Ventures
2023-08-02Series Unknown· $100M
2021-05-20Series C· $200M
2019-02-02Series B· $20.7M

Leadership Team

L
Ljubisa Bajic
Founder & CEO
linkedin
leader-logo
Jim Keller
President and CTO
linkedin
Company data provided by crunchbase
logo

Orion

Your AI Copilot