Be an early applicantLess than 25 applicants

Company

Original Job Post

Cadence Design Systems · 5 days ago

Virtual Protocols Lead Emulation Engineer

Austin, TX

Full-time

Hybrid

Senior Level

$111K/yr - $205K/yr

4+ years exp

Wonder how qualified you are to the job?

Maximize your interview chances

AerospaceElectronic Design Automation (EDA)

H1B Sponsorship

Growth Opportunities

Insider Connection @Cadence Design Systems

Discover valuable connections within the company who might provide insights and potential referrals, giving your job application an inside edge.

Responsibilities

Using expertise in OS, kernel, and driver SW development to support Cadence VirtualBridge products that combine a Virtual Machine running a production OS with the customer’s SOC Design running on Cadence’s Palladium emulation or Protium Prototyping platforms.

Using Verification methodologies and SW development expertise to help customers utilize Cadence’s Accelerated Verification IPs and advanced APIs and verification Methodologies to accelerate and shift-left their pre-silicon SOC verification and System validation Coverage.

Using protocol expertise to drive the requirements and deployment of new protocol products and features in crucial industry standard protocols like PCIe, CXL, Ethernet, USB, AMBA

Using emulation and prototyping expertise to drive virtual product performance and customer support customers in getting the most out of their Hardware platform investment and meet their validation goals

Qualification

Find out how your skills align with this job's requirements. If anything seems off, you can easily click on the tags to select or unselect skills to reflect your actual expertise.

Verification MethodologiesSoftware developmentHDL languageScripting languageCompiler toolsSOC designHardware emulation

Required

Protocol knowledge - PCIE, CXL, Ethernet, USB, AMBA

Verification Methodologies (UVM SystemVerilog / Virtual Prototyping SystemC / Portable Stimulus)

Software development (C/C++ /Object Oriented programming / Linux Kernel/Driver Development)

HDL language knowledge (SystemVerilog, VHDL)

Scripting language knowledge (shell, python, perl)

Compiler tools (make, gcc/g++)

Bachelors in Computer Science or Electrical Engineering and a minimum of 4 years of related experience, or Masters and a minimum of 2 years of related experience, or PhD

Preferred

SOC design and verification experience

Hardware emulation experience

Benefits

Paid vacation and paid holidays

401(k) plan with employer match

Employee stock purchase plan

A variety of medical, dental and vision plan options

Company

Cadence Design Systems

Glassdoor

4.3

Cadence Design Systems develops electronic design automation, software, hardware and silicon intellectual property technologies.

Founded in 1988

San Jose, California, USA

5,001-10,000 employees

https://www.cadence.com

H1B Sponsorship

Cadence Design Systems has a track record of offering H1B sponsorships. Please note that this does not guarantee sponsorship for this specific role. Below presents additional info for your reference. (Data Powered by US Department of Labor)

Distribution of Different Job Fields Receiving Sponsorship

Trends of Total Sponsorships

2023 (239)

2022 (276)

2021 (265)

2020 (254)